Follow
James E. Smith
James E. Smith
Verified email at ece.wisc.edu
Title
Cited by
Cited by
Year
Virtual machines: versatile platforms for systems and processes
J Smith, R Nair
Elsevier, 2005
13642005
Complexity-effective superscalar processors
S Palacharla, NP Jouppi, JE Smith
Proceedings of the 24th annual international symposium on Computer …, 1997
12971997
A study of branch prediction strategies
JE Smith
25 years of the international symposia on Computer architecture (selected …, 1998
12311998
The architecture of virtual machines
JE Smith, R Nair
Computer 38 (5), 32-38, 2005
10622005
Trace cache: a low latency approach to high bandwidth instruction fetching
E Rotenberg, S Bennett, JE Smith
Proceedings of the 29th Annual IEEE/ACM International Symposium on …, 1996
8861996
The predictability of data values
Y Sazeides, JE Smith
Proceedings of 30th Annual International Symposium on Microarchitecture, 248-258, 1997
6841997
The microarchitecture of superscalar processors
JE Smith, GS Sohi
Proceedings of the IEEE 83 (12), 1609-1624, 1995
5481995
Trace processors
E Rotenberg, Q Jacobson, Y Sazeides, J Smith
Proceedings of 30th Annual International Symposium on Microarchitecture, 138-148, 1997
5341997
Data cache prefetching using a global history buffer
KJ Nesbit, JE Smith
10th International Symposium on High Performance Computer Architecture (HPCA …, 2004
5092004
Managing multi-configuration hardware via dynamic working set analysis
AS Dhodapkar, JE Smith
ACM SIGARCH Computer Architecture News 30 (2), 233-244, 2002
4802002
Fair queuing memory systems
KJ Nesbit, N Aggarwal, J Laudon, JE Smith
2006 39th Annual IEEE/ACM International Symposium on Microarchitecture …, 2006
4682006
Assigning confidence to conditional branch predictions
E Jacobsen, E Rotenberg, JE Smith
Proceedings of the 29th Annual IEEE/ACM International Symposium on …, 1996
4431996
Implementing precise interrupts in pipelined processors
JE Smith, AR Pleszkun
IEEE Transactions on computers 37 (5), 562-573, 1988
4341988
Implementation of precise interrupts in pipelined processors
JE Smith, AR Pleszkun
ACM SIGARCH Computer Architecture News 13 (3), 36-44, 1985
4121985
Speculative versioning cache
S Gopal, TN Vijaykumar, JE Smith, GS Sohi
Proceedings 1998 Fourth International Symposium on High-Performance Computer …, 1998
3961998
Decoupled access/execute computer architectures
JE Smith
ACM SIGARCH Computer Architecture News 10 (3), 112-119, 1982
3821982
A first-order superscalar processor model
TS Karkhanis, JE Smith
ACM SIGARCH Computer Architecture News 32 (2), 338, 2004
3782004
Comparing program phase detection techniques
AS Dhodapkar, JE Smith
Proceedings. 36th Annual IEEE/ACM International Symposium on …, 2003
3362003
Strongly fault secure logic networks
Metze
IEEE Transactions on Computers 100 (6), 491-499, 1978
2831978
Measures of the effectiveness of fault signature analysis
JE Smith
2771980
The system can't perform the operation now. Try again later.
Articles 1–20